Added chip design to README.md

This commit is contained in:
Owen Dorweiler 2025-12-10 17:55:36 -05:00
commit 886c4f0e1d

View file

@ -3,3 +3,5 @@
*A variable-size maze solver made in SystemVerilog, manufactured by TSMC in Spring 2026.*
See the [design report](./maze_solver_design_report.md) for details on chip and its implemenation.
![Final Chip Design](./media/final_chip.png)